SONY

ICX068AKB

Diagonal 4.5mm (Type 1/4) CCD Image Sensor for NTSC Color Video Cameras

13 pin PCA (Ceramic)



Description

The ICX068AKB is an interline CCD solid-state image sensor suitable for NTSC color video cameras. High resolution is achieved through the use of Ye, Cy, Mg, and G complementary color mosaic filters. At the same time, high sensitivity and low dark current are achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.

This chip features a field period readout system and an electronic shutter with variable charge-storage time.

Also, this outline is miniaturized by using original package.



Optical black position
(Top View)

Features

- Maximum package dimensions: ϕ8mm
- High resolution, high sensitivity and low dark current
- Horizontal register: 3.6 to 5.0V drive
- No voltage adjustment
  (Reset gate and substrate bias are not adjusted.)
- Low smear
- Excellent antiblooming characteristics
- Continuous variable-speed shutter
- Ye, Cy, Mg, and G complementary color mosaic filters on chip

Device Structure

• Image size:	Diagonal 4.5mm (Type 1/4)
• Number of effective pixels:	768 (H) × 494 (V) approx. 380K pixels
• Total number of pixels:	811 (H) × 508 (V) approx. 410K pixels
• Interline CCD image sensor	
• Chip size:	4.47mm (H) × 3.80mm (V)
• Unit cell size:	4.75µm (H) × 5.55µm (V)
• Optical black:	Horizontal (H) direction: Front 3 pixels, rear 40 pixels
	Vertical (V) direction: Front 12 pixels, rear 2 pixels
• Number of dummy bits:	Horizontal 22
	Vertical 1 (even fields only)
• Substrate material:	Silicon

E94727D99

Block Diagram and Pin Configuration

(Top View)





Pin Description

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	Vφ4	Vertical register transfer clock	8	VDD	Supply voltage
2	Vφ3	Vertical register transfer clock	9	φSUB	Substrate clock
3	Vφ2	Vertical register transfer clock	10	VL	Protective transistor bias
4	Vφ1	Vertical register transfer clock	11	RG	Reset gate clock
5	NC		12	Hφ1	Horizontal register transfer clock
6	GND	GND	13	Hφ2	Horizontal register transfer clock
7	VOUT	Signal output			

Absolute Maximum Ratings

Item		Ratings	Unit	Remarks
Substrate clock φSUB–GND		–0.3 to +40	V	
Supply voltage	VDD, VOUT – GND	–0.3 to +18	V	
	VDD, VOUT – φSUB	–30 to +9	V	
Clock input voltage	Vφ1, Vφ2, Vφ3, Vφ4 – GND	–15 to +16	V	
	Vφ1, Vφ2, Vφ3, Vφ4 – φSUB	to +10	V	
Voltage difference between vertical clock input pins		to +15	V	*1
Voltage difference between horizontal clock input pins		to +16	V	
Hφ1, Hφ2 – Vφ4		–16 to +16	V	
Hφ1, Hφ2 – GND		–10 to +15	V	
Hφ1, Hφ2 – φSUB		–55 to +10	V	
VL – φSUB		–65 to +0.3	V	
Vφ1, Vφ3, VDD, VOUT – VL		–0.3 to +27.5	V	
RG – GND		–0.3 to +20.5	V	
Vφ2, Vφ4, Hφ1, Hφ2, GND – VL		–0.3 to +17.5	V	
Storage temperature		–30 to +80	°C	
Operating temperature		–10 to +60	°C	

*1 +24V (Max.) when clock width < 10µs, clock duty factor < 0.1%.

Bias Conditions

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Supply voltage	V_{DD}	14.55	15.0	15.45	V	
Protective transistor bias	V_L	*1				
Substrate clock	ϕSUB	*2				

*1 V_L setting is the V_{VL} voltage of the vertical transfer clock waveform, or the same power supply as the V_L power supply for the V driver should be used.

*2 Do not apply a DC bias to the substrate clock pin, because a DC bias is generated within the CCD.

DC Characteristics

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Supply current	I_{DD}		6	8	mA	

Clock Voltage Conditions

Item	Symbol	Min.	Typ.	Max.	Unit	Waveform diagram	Remarks
Readout clock voltage	V_{VT}	14.55	15.0	15.45	V	1	
Vertical transfer clock voltage	V_{VH1}, V_{VH2}	–0.05	0	0.05	V	2	$V_{VH} = (V_{VH1} + V_{VH2})/2$
	V_{VH3}, V_{VH4}	–0.2	0	0.05	V	2	
	V_{VL1}, V_{VL2}, V_{VL3}, V_{VL4}	–8.0	–7.5	–7.0	V	2	$V_{VL} = (V_{VL3} + V_{VL4})/2$
	$V\phi V$	6.8	7.5	8.05	V	2	$V\phi V = V_{VHn} – V_{VLn}$ (n = 1 to 4)
	$V_{VH3} – V_{VH}$	–0.25		0.1	V	2	
	$V_{VH4} – V_{VH}$	–0.25		0.1	V	2	
	V_{VHH}			0.3	V	2	High-level coupling
	V_{VHL}			0.3	V	2	High-level coupling
	V_{VLH}			0.3	V	2	Low-level coupling
	V_{VLL}			0.3	V	2	Low-level coupling
Horizontal transfer clock voltage	$V\phi H$	3.3	5.0	5.25	V	3	
	V_{HL}	–0.05	0	0.05	V	3	
Reset gate clock voltage	$V\phi RG$	4.5	5.0	5.5	V	4	Input through 0.01µF capacitance
	$V_{RGLH} – V_{RGLL}$			0.8	V	4	Low-level coupling
	V_{RGH}	V_{DD} + 0.3	V_{DD} + 0.6	V_{DD} + 0.9	V	4	
Substrate clock voltage	$V\phi SUB$	21.5	22.5	23.5	V	5	

Clock Equivalent Circuit Constant

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Capacitance between vertical transfer clock and GND	$C\phi V1$, $C\phi V3$		680		pF	
	$C\phi V2$, $C\phi V4$		470		pF	
Capacitance between vertical transfer clocks	$C\phi V12$, $C\phi V34$		220		pF	
	$C\phi V23$, $C\phi V41$		180		pF	
	$C\phi V13$		82		pF	
	$C\phi V24$		75		pF	
Capacitance between horizontal transfer clock and GND	$C\phi H1$, $C\phi H2$		33		pF	
Capacitance between horizontal transfer clocks	$C\phi HH$		27		pF	
Capacitance between reset gate clock and GND	$C\phi RG$		5		pF	
Capacitance between substrate clock and GND	$C\phi SUB$		170		pF	
Vertical transfer clock series resistor	R_1, R_2, R_3, R_4		82		Ω	
Vertical transfer clock ground resistor	R_{GND}		15		Ω	
Horizontal transfer clock series resistor	$R\phi H$		39		Ω	
Reset gate clock series resistor	$R\phi RG$		39		Ω	



Vertical transfer clock equivalent circuit



Horizontal transfer clock equivalent circuit



Reset gate clock equivalent circuit

Drive Clock Waveform Conditions

(1) Readout clock waveform



(2) Vertical transfer clock waveform



$V_{VH} = (V_{VH1} + V_{VH2})/2$

$V_{VL} = (V_{VL3} + V_{VL4})/2$

$V_{\phi V} = V_{VH}n - V_{VL}n$ (n = 1 to 4)

(3) Horizontal transfer clock waveform



(4) Reset gate clock waveform



V_{RGLH} is the maximum value and V_{RGLL} is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG. In addition, V_{RGL} is the average value of V_{RGLH} and V_{RGLL}.

$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$

Assuming V_{RGH} is the minimum value during the interval twh, then:

$$V\phi_{RG} = V_{RGH} - V_{RGL}$$

(5) Substrate clock waveform



Clock Switching Characteristics

Item		Symbol	twh			twl			tr			tf			Unit	Remarks
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
Readout clock		V_T	2.3	2.5						0.5			0.5		µs	During readout
Vertical transfer clock		$V\phi_1$, $V\phi_2$, $V\phi_3$, $V\phi_4$										15		250	ns	*1
Horizontal transfer clock	During imaging	$H\phi_1$	19	24		21	26			10	15		10	15	ns	*2
		$H\phi_2$	21	26		19	24			10	15		10	15		
	During parallel-serial conversion	$H\phi_1$		5.38						0.01			0.01		µs	
		$H\phi_2$					5.38			0.01			0.01			
Reset gate clock		ϕ_{RG}	11	13			51			3			3		ns	
Substrate clock		ϕ_{SUB}	1.5	1.8							0.5			0.5	µs	During drain charge

*1 When vertical transfer clock driver CXD1267 is used.

*2 tf ≥ tr –2ns, and the cross-point voltage (V_{CR}) for the $H\phi_1$ rising side of the $H\phi_1$ and $H\phi_2$ waveforms must be at least $V\phi_H/2$ [V].

Item	Symbol	two			Unit	Remarks
		Min.	Typ.	Max.		
Horizontal transfer clock	$H\phi_1$, $H\phi_2$	16	20		ns	*3

*3 The overlap period for twh and twl of horizontal transfer clocks $H\phi_1$ and $H\phi_2$ is two.

Image Sensor Characteristics (Ta = 25°C)

Item	Symbol	Min.	Typ.	Max.	Unit	Measurement method	Remarks
Sensitivity	S	230	290		mV	1	
Saturation signal	Ysat	600			mV	2	Ta = 60°C
Smear	Sm		0.009	0.015	%	3	
Video signal shading	SHy			20	%	4	Zone 0 and I
				25	%	4	Zone 0 to II'
Uniformity between video signal channels	ΔSr			10	%	5	
	ΔSb			10	%	5	
Dark signal	Ydt			2	mV	6	Ta = 60°C
Dark signal shading	ΔYdt			1	mV	7	Ta = 60°C
Flicker Y	Fy			2	%	8	
Flicker R-Y	Fcr			5	%	8	
Flicker B-Y	Fcb			5	%	8	
Line crawl R	Lcr			3	%	9	
Line crawl G	Lcg			3	%	9	
Line crawl B	Lcb			3	%	9	
Line crawl W	Lcw			3	%	9	
Lag	Lag			0.5	%	10	

Zone Definition of Video Signal Shading



Measurement System



Note) Adjust the amplifier gain so that the gain between [*A] and [*Y] , and between [*A] and [*C] equals 1.

Image Sensor Characteristics Measurement Method

◎ **Measurement conditions**

1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions.

2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of Y signal output or chroma signal output of the measurement system.

◎ **Color coding of this image sensor & Composition of luminance (Y) and chroma (color difference) signals**



Color Coding Diagram

As shown in the left figure, fields are read out. The charge is mixed by pairs such as A1 and A2 in the A field. (pairs such as B in the B field)
As a result, the sequence of charges output as signals from the horizontal shift register (Hreg) is, for line A1, (G + Cy), (Mg + Ye), (G + Cy), and (Mg + Ye).

These signals are processed to form the Y signal and chroma (color difference) signal. The Y signal is formed by adding adjacent signals, and the chroma signal is formed by subtracting adjacent signals. In other words, the approximation:

$$Y = \{(G + Cy) + (Mg + Ye)\} \times 1/2$$
$$= 1/2 \{2B + 3G + 2R\}$$

is used for the Y signal, and the approximation:

$$R - Y = \{(Mg + Ye) - (G + Cy)\}$$
$$= \{2R - G\}$$

is used for the chroma (color difference) signal. For line A2, the signals output from Hreg in sequence are

(Mg + Cy), (G + Ye), (Mg + Cy), (G + Ye).

The Y signal is formed from these signals as follows:

$$Y = \{(G + Ye) + (Mg + Cy)\} \times 1/2$$
$$= 1/2 \{2B + 3G + 2R\}$$

This is balanced since it is formed in the same way as for line A1.
In a like manner, the chroma (color difference) signal is approximated as follows:

$$-(B - Y) = \{(G + Ye) - (Mg + Cy)\}$$
$$= -\{2B - G\}$$

In other words, the chroma signal can be retrieved according to the sequence of lines from R – Y and – (B – Y) in alternation. This is also true for the B field.

◎ **Definition of standard imaging conditions**

1) Standard imaging condition I:
Use a pattern box (luminance 706cd/m^2, color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

2) Standard imaging condition II:
Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity
Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/250s, measure the Y signal (Ys) at the center of the screen and substitute the value into the following formula.

$$S = Ys \times \frac{250}{60} \text{ [mV]}$$

2. Saturation signal
Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with average value of the Y signal output, 200mV, measure the minimum value of the Y signal.

3. Smear
Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with average value of the Y signal output, 200mV. When the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value YSm [mV] of the Y signal output and substitute the value into the following formula.

$$Sm = \frac{YSm}{200} \times \frac{1}{500} \times \frac{1}{10} \times 100 \text{ [\%] (1/10V method conversion value)}$$

4. Video signal shading
Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the Y signal output is 200mV. Then measure the maximum (Ymax [mV]) and minimum (Ymin [mV]) values of the Y signal and substitute the values into the following formula.

$$SHy = (Ymax - Ymin)/200 \times 100 \text{ [\%]}$$

5. Uniformity between video signal channels
Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then measure the maximum (Crmax, Cbmax [mV]) and minimum (Crmin, Cbmin [mV]) values of the R – Y and B – Y channels of the chroma signal and substitute the values into the following formula.

$$\Delta Sr = | (Crmax - Crmin)/200 | \times 100 \text{ [\%]}$$
$$\Delta Sb = | (Cbmax - Cbmin)/200 | \times 100 \text{ [\%]}$$

6. Dark signal
Measure the average value of the Y signal output (Ydt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

7. Dark signal shading
   After measuring 6, measure the maximum (Ydmax [mV]) and minimum (Ydmin [mV]) values of the Y signal output and substitute the values into the following formula.

   $\Delta Ydt = Ydmax - Ydmin$ [mV]

8. Flicker
   1) Fy
   Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then measure the difference in the signal level between fields (ΔYf [mV]). Then substitute the value into the following formula.

   $Fy = (\Delta Yf/200) \times 100$ [%]

   2) Fcr, Fcb
   Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, insert an R or B filter, and then measure both the difference in the signal level between fields of the chroma signal (ΔCr, ΔCb) as well as the average value of the chroma signal output (CAr, CAb). Substitute the values into the following formula.

   $Fci = (\Delta Ci/CAi) \times 100$ [%] (i = r, b)

9. Line crawls
   Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then insert a white subject and R, G, and B filters and measure the difference between Y signal lines for the same field (ΔYlw, ΔYlr, ΔYlg, ΔYlb [mV]). Substitute the values into the following formula.

   $Lci = (\Delta Yli/200) \times 100$ [%] (i = w, r, g, b)

10. Lag
    Adjust the Y signal output value generated by strobe light to 200mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Ylag). Substitute the value into the following formula.

    $Lag = (Ylag/200) \times 100$ [%]



Drive Circuit



Spectral Sensitivity Characteristics

(excludes both lens characteristics and light source characteristics)



Sensor Readout Clock Timing Chart



Drive Timing Chart (Vertical Sync)



Drive Timing Chart (Horizontal Sync)



Notes on Handling

1) Static charge prevention
CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.
a) Either handle bare handed or use non-chargeable gloves, clothes or material.
Also use conductive shoes.
b) When handling directly use an earth band.
c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
d) Ionized air is recommended for discharge when handling CCD image sensor.
e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

2) Soldering
a) Make sure the package temperature does not exceed 80°C.
b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.

3) Dust and dirt protection
Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.
a) Operate in clean environments (around class 1000 is appropriate).
b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.

4) Do not expose to strong light (sun rays) for long periods, color filters will be discolored. When high luminance objects are imaged with the exposure level control by electronic-iris, the luminance of the image-plane may become excessive and discolor of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company.

5) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.

6) CCD image sensors are precise optical equipment that should not be subject to too much mechanical shocks.

7) Eclipse (to get dark around the four corners of the picture) may occur when some object lenses are in the open iris state.



Package Outline Unit: mm

13pin PCA



1. **"A"** is the center of the effective image area.
2. The point **"B"** of the package is the horizontal reference.
   The point **"B'"** of the package is the vertical reference.
3. The bottom **"C"** of the package is the height reference.
4. The center of the effective image area relative to the center of the package (*) is (H, V) = (0, 0) ± 0.15mm.
5. The rotation angle of the effective image area relative to H and V is ± 1°.
6. The height from the bottom **"C"** to the effective image area is 1.44 ± 0.15mm.
7. The tilt of the effective image area relative to the bottom **"C"** is less than 60µm.
8. The thickness of the cover glass is 0.75mm, and the refractive index is 1.5.

* Center of the package: The center is halfway between two pairs of opposite sides, as measured from **"B"**, **"B'"**.

PACKAGE STRUCTURE

PACKAGE MATERIAL	Ceramic
LEAD TREATMENT	GOLD PLATING
LEAD MATERIAL	Fe-Ni-Co Alloy
PACKAGE WEIGHT	0.4g